Cadence Design Systems has announced that its complete suite of digital and signoff tools has achieved certification for Samsung Foundry's process design kit (PDK) and foundation library for the 14LPP process. The Cadence 14nm FinFET reference flow has been validated by Samsung using a quad-core design with the ARM Cortex-A53 processor, which was implemented with the low-power methodology covering power-gating, IEEE 1801 UPF2.0 power intent, memory retention and multibit-FF optimization.
from DIGITIMES: IT news from Asia http://ift.tt/1q46L5s
via Yuichun
沒有留言:
張貼留言