A Match Made in Chip Verification Heaven: Simulation and Emulation

Given the complexity of chip designs and the various verification stages along the way, project teams use both simulation and emulation in their verification flows.

from EETimes: http://ift.tt/1SKqO4k
via Yuichun