Simulation model certified for functional safety Risc-V core

Risk-V intellectual property company Andes Technology has certified simulation reference models from Imperas reference for use evaluating multi-core designs featuring the functional-safety-optimised AndesCore N25F-SE. At the same time, it also certified the complete range of Andes processor IP blocks with ‘Andes Custom Extension’ (ACE) support. Such virtual references run exactly the same binary code as ...

The post Simulation model certified for functional safety Risc-V core appeared first on Electronics Weekly.

from News | Electronics Weekly https://ift.tt/XkdWKt1
via Yuichun