Renesas claims the lowest standby power for embedded SRAM of 13.7 nW/Mbit with a 1.84 ns read speed with Implementing silicon on thin BOX (SOTB) 65nm circuit technology. The technology switches dynamically with low power overhead between active operation in which the CPU core performs read and write operations of the embedded SRAM, and the ...
This story continues at Renesas claims lowest power SRAM
Or just read more coverage at Electronics Weekly
from News – Electronics Weekly http://ift.tt/2tbKebg
via Yuichun
沒有留言:
張貼留言