Cadence Design Systems has introduced design verification IP for three standard interfaces. These are CoaXPress for high-speed imaging, HyperRAM high-speed memory and the JEDEC Universal Flash Storage (UFS) 3.0 specification. The three tool sets will be used for IP and system-on-chip (SoC) design verification specifically for automotive devices. The UFS 3.0 specification doubles the throughput ...
This story continues at CDNLive: Cadence speeds verification of fast interfaces
Or just read more coverage at Electronics Weekly
from News – Electronics Weekly https://ift.tt/2HOw0WK
via Yuichun
沒有留言:
張貼留言