DDR Memory Testing: Best-Practices

The strict control of clock and data timing leaves little margin for error in a DDR SDRAM interface. Testing of these interfaces demands adherence to some important best-practices to ensure accurate and repeatable results.



from EETimes: http://ift.tt/1Bx1zpc

via Yuichun