Codasip, the RISC-V IP supplier, has included Imperas reference models in its DV testbenches to ensure a verification flow that accommodates a range of flexible features and options while scaling across the roadmap of future cores to enable confirmation of functional quality. RISC-V offers many different permutations of base instructions, standard optional extensions and custom instructions ...
This story continues at Codasip uses Imperas reference models
Or just read more coverage at Electronics Weekly
from News – Electronics Weekly https://ift.tt/3p23QdI
via Yuichun
沒有留言:
張貼留言