Electronic News
sharing electronic news...
2015年8月8日 星期六
Design Rule Checking for SERDES PCB Layouts
In addition to manual inspection to be sure the SERDES bus traces on a routed PCB are error free, the use of an automated Design Rule Checker makes such tasks easier and error-free.
from EETimes: http://ift.tt/1NhqMLf
via
Yuichun
沒有留言:
張貼留言
較新的文章
較舊的文章
首頁
訂閱:
張貼留言 (Atom)
沒有留言:
張貼留言