True 3-D Chips Harness Nanotubes

Stanford University has learned how to stack any number of layers atop a standard CMOS chip by using low-temperature RRAM for memory and carbon nanotube transistors for logic.



from EETimes: http://ift.tt/1wtdHsR

via Yuichun