Cadence Design Systems has announced LPDDR5X memory interface intellectual property designed to operate at 8,533Mbit/s, claiming it to be the first. Based on its LPDDR5 and GDDR6 products, the IP has a PHY and a controller, designed to follow the JEDEC JESD209-5B standard. The controller-PHY interface is based on the latest DFI 5.1 specification, and ...
The post LPDDR5X interface IP works up to 8.55Gbit/s appeared first on Electronics Weekly.
from News | Electronics Weekly https://ift.tt/nFrvfMP
via Yuichun
沒有留言:
張貼留言