Imec route to sub-3nm logic

Imec has  presented  first standard cell simulation results of its forksheet device designed for sub-3nm logic technology nodes. Compared to nanosheet devices, the reduced n-to-p spacing results in a 10% performance increase. When combined with scaling boosters, the new device architecture will bring logic standard cell height down to 4.3 tracks, which combined with cell ...

This story continues at Imec route to sub-3nm logic

Or just read more coverage at Electronics Weekly

from News – Electronics Weekly https://ift.tt/2Em3FTD
via Yuichun