2015年5月22日 星期五

New Tool Automates Register Verification Process for FPGA, SoC & IP Designs

Registers are one of the first aspects of the design that must be tested because they contain the configuration settings for the hardware and are the basis of the hardware/software interface.

from EETimes: http://ift.tt/1ApbMJv
via Yuichun

沒有留言:

張貼留言