This paper describes the assertion-based verification approach along with its benefits and uses. It further explains the advantages of emulation, especially for very large and complex SoCs, and how assertion synthesis improves the emulation of SoCs that include assertions and helps reduce the time to verification closure.