Analog Bits has demo-ed its low picojoule-per-bit SERDES macro on TSMC’s 12nm process geometry. Implementations of this same multi-protocol SERDES architecture are available on a variety of TSMC process nodes and support speeds of up to 25Gb/s. The combination of high performance and low power make this suitable for short reach, chip-to-chip applications while support ...
This story continues at Analog Bits demo-es picojoule-per-bit SERDES on TSMC 12nm.
Or just read more coverage at Electronics Weekly
from News – Electronics Weekly https://ift.tt/2Pd74bb
via Yuichun
沒有留言:
張貼留言