2018年2月2日 星期五

ASE, Cadence deliver SiP EDA solution

Advanced Semiconductor Engineering (ASE) and Cadence Design Systems have collaborated to release a system-in-package (SiP) EDA solution that addresses the challenges of designing and verifying fan-out chip-on-substrate (FOCoS) multi-die packages, according to the companies.

from DIGITIMES: IT news from Asia http://ift.tt/2nrQUyH
via Yuichun

沒有留言:

張貼留言