Implementing Super-Efficient FFTs in Altera FPGAs

Would you be interested in a technique that allows you to implement an FFT in Altera FPGAs that consumes 30 to 40% less memory than Altera's own FFT IP?



from EETimes: http://ift.tt/17nRBii

via Yuichun