At DesignCon 2015 I heard what's happening in high-speed chip and board interface design including issues with 56G, silicon photonics and optical backplanes.
from EETimes: http://ift.tt/1wUoJTw
via Yuichun
from EETimes: http://ift.tt/1wUoJTw
via Yuichun
沒有留言:
張貼留言