Marvell has demo-ed silicon interconnects produced on TSMC’s 3nm process. Marvell’s 3nm silicon building blocks include 112G XSR SerDes Long Reach SerDes, PCIe Gen 6 / CXL 3.0 SerDes, and a 240 Tbps parallel die-to-die interconnect. These technologies also support all semiconductor packaging options from standard and low-cost RDL (Redistribution Layers) to silicon-based high-density interconnect. ...
The post Marvell demo-es 3nm interconnect ICs appeared first on Electronics Weekly.
from News | Electronics Weekly https://ift.tt/DldQa0C
via Yuichun
沒有留言:
張貼留言