Cadence has announced a design tool for IC design sign-off. Called Certus closure solution, the “environment automates and accelerates the complete design closure cycle, from sign-off optimisation through routing, static timing analysis and extraction”, said Cadence. “The solution supports the largest chip design projects with unlimited capacity.” It lists these attributes: Distributed hierarchical optimisation and ...
The post Cadence: IC design tool speeds sign-off appeared first on Electronics Weekly.
from | Electronics Weekly https://ift.tt/bK3umRD
via Yuichun
沒有留言:
張貼留言