Only eight lithography masks to create a low-power custom logic chips, compared with 20+ for CMOS, is the claim of Nottingham-based fabless chip start-up ‘Search For The Next’ (SFN). As such, production lead time is reduced – the target is two weeks by December 2020, according to company CEO David Summerland. Using just those eight layers, he ...
This story continues at Tunnelling transistor offers logic and power on the same easy-to-make IC
Or just read more coverage at Electronics Weekly
from News – Electronics Weekly https://ift.tt/31syRJG
via Yuichun
沒有留言:
張貼留言