TSMC has announced delivery of the complete version of its 5nm design infrastructure within the Open Innovation Platform (OIP). The release enables 5nm SoC designs in next-generation advanced mobile and high-performance computing (HPC) applications, targeting high-growth 5G and artificial intelligence markets. Leading Electronic Design Automation (EDA) and IP vendors collaborated with TSMC to develop and ...
This story continues at TSMC releases 5nm design infrastructure
Or just read more coverage at Electronics Weekly
from News – Electronics Weekly http://bit.ly/2Z2EE99
via Yuichun
沒有留言:
張貼留言