Imec has demo-ed 3D stacked FinFETs on 300mm wafers using a sequential integration approach with a 45nm fin pitch and 110nm poly pitch technology. The top layer consists of junction-less devices fabricated at a temperature below 525 degrees Celsius in a silicon layer transferred by wafer-to-wafer bonding. The excellent performance of the resulting stack demonstrates ...
This story continues at Imec demo-es 3D stacked finfets was
Or just read more coverage at Electronics Weekly
from News – Electronics Weekly https://ift.tt/2QIltjs
via Yuichun
沒有留言:
張貼留言