A gate-level simulator is pessimistic when a signal does not resolve to a known logic value (0 or 1), a sign something is off. The fix can mean months of work. How can pessimism be fixed without getting too depressing?
from EETimes: http://ift.tt/1QbZtXP
via Yuichun
沒有留言:
張貼留言