Cadence adds tool for 10nm finfet designs
Cadence Design Systems is supporting IC design on 10nm finfet processes. The firm’s Virtuoso tool suite now supports this advanced process node and will even provides initial support for emerging 7nm technologies, said Cadence. The IC design tool needs to take into account the complexity of the 10nm finfet process, and will support more than four multi-patterned layers for ...
from ElectronicsWeekly » News http://ift.tt/1PEH3yU
via Yuichun
沒有留言:
張貼留言